

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11





FIG. 12



The diagram shows a differential amplifier circuit with an internal circuit block. The top half of the circuit is connected to EVCC and IVCC. It includes a VDC block (24) connected to EVCC and IVCC. A differential pair of transistors (18 and 20) is shown, with their gates connected to /ST and ST signals. The drains of these transistors are connected to IVCC. The internal circuit block (22) is connected to the drains of the differential pair. The bottom half of the circuit is connected to EVSS and IVSS. It includes a VUC block (26) connected to EVSS and IVSS. A differential pair of transistors (70 and 72) is shown, with their gates connected to the internal circuit block (22). The drains of these transistors are connected to IVSS. The internal circuit block (22) is also connected to the drains of the differential pair. The internal circuit block (22) is labeled "INTERNAL CIRCUIT".






FIG. 14





FIG. 15






FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22






FIG. 23




FIG. 24

